pub trait ApuBus { // Required method fn dmc_read(&mut self, addr: u16) -> u8; }
Bus surface seen by the APU. A small subset of the full CPU bus for the DMC’s sample-fetch DMA.
Read one byte for a DMC sample fetch. The bus is responsible for halting the CPU and accounting for the 3- or 4-cycle DMA stall before this is called.