pub const COUNT_DIVIDER: u64 = 4;
Master ticks per COP0 Count increment — Count runs at half PClock (46.875 MHz), per VR4300 User’s Manual §6.3.3 Figure 6-3. Forgetting the halving is a documented source of 2x timing bugs.
Count
PClock